1. **Optimization.** You have just joined a new startup that is trying to develop the world’s fastest factorial routine. Starting with recursive factorial, they converted to the code to use iteration:

```c
int fact(int n){
    int i;
    int result = 1;

    for (i=n; i > 0; i--){
        result = result * i;
    }

    return result;
}
```

By doing so, they have reduced the number of cycles per element (CPE) for the function from around 63 to around 4 (really!). Still, they would like to do better.

(a) One of the programmers heard about loop unrolling. He generated the following code:

```c
int fact_u2(int n){
    int i;
    int result = 1;

    for (i = n; i > 0; i-=2){
        result = (result *i) * (i-1);
    }

    return result;
}
```

Is this a valid optimization that a compiler might perform? If so, justify why the two functions are equivalent. If not, state which values of n will return different values and show how to fix it.
(b) You modify the line inside the loop to read: \( \text{result} = \text{result} \times (i \times (i-1)) \); To everyone’s astonishment, the measured performance now has a CPE of 2.5. How do you explain this improved performance?

(c) Name two further changes might you make to try to further improve the performance of your factorial function.

(d) Show how to modify the code to improve the performance using the techniques identified in Part 1c.
2. **Direct-Mapped Caches.** The following table depicts a direct-mapped cache, with an 8 byte block size and 4 cache lines:

<table>
<thead>
<tr>
<th>Index</th>
<th>Tag</th>
<th>Valid</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>29</td>
<td>0</td>
<td>34 29 8E 00 39 AE AB 07</td>
</tr>
<tr>
<td>1</td>
<td>73</td>
<td>1</td>
<td>0D 8F AA E9 0C 3C EA 01</td>
</tr>
<tr>
<td>2</td>
<td>A7</td>
<td>1</td>
<td>88 4B E2 04 D2 13 B0 05</td>
</tr>
<tr>
<td>3</td>
<td>3B</td>
<td>1</td>
<td>AC 99 FF 1F B5 47 0D 00</td>
</tr>
</tbody>
</table>

You should assume:

- Memory is byte addressable. All memory accesses read/write 1-byte.
- Memory addresses are 12 bits.

(a) The box below depicts a 12-bit memory address. Indicate (by labeling the diagram) the fields that would be used to determine (1) the tag, (2) the index, and (3) the offset.

11 10 9 8 7 6 5 4 3 2 1 0

(b) Consider the following sequence of accesses (yes, they occur sequentially). For each access, determine the tag, index, and offset. Then indicate whether that access would correspond to a cache hit or a cache miss, and what byte is read (if the exact value is unknown because it is not shown in the initial cache diagram, use the notation $\text{MEM}[\text{addr}]$ instead of giving the byte).

<table>
<thead>
<tr>
<th>Operation</th>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
<th>Hit?</th>
<th>Byte read</th>
</tr>
</thead>
<tbody>
<tr>
<td>i. Read 0xAB8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ii. Read 0xE68</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>iii. Read 0x524</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>iv. Read 0xE6C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>v. Read 0x526</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>vi. Read 0x528</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>