Virtual Memory

Drawing: Processes

- Take three minutes to draw multiple "processes"
- Some reminders
 - Program vs process
 - Process control blocks
 - Context switching
 - Process life cycle
 - fork/execve/waitpid/exit
 - Process graphs
 - Scheduling (round robin; multi-level)



Virtual Memory

- Abstraction of physical memory
- Give appearance of a large, consistent amount of memory
- Handle loading from secondary (disk) storage
- A page table maps between a virtual address and physical address
- A memory management unit (MMU) implements the translation in hardware
- Closely connected with concurrency and multiple processes
- Managed by both the CPU and the OS

















Physical Memory



Physical Memory



Physical Memory









Memory

Virtual

- Not a real thing (no chip)
- Terabytes
- Supported by OS and CPU
- Every process things it owns all physical memory
- MMU on CPU translates the virtual address into physical

Physical

- RAM
- Gigabytes
- Isolation handled by OS



Courtesy of Wikipedia

Virtual address space



18-Bit Virtual Address Space

C

Ċ

https://www.kernel.org/doc/html/latest/x86/x86_64/mm.html

48-Bit Virtual Address Space		 	
Kernel Address Space	128 TB		How many of you have a system with 128 TB?
	0xffff 8000	0000 0000	
	Oxffff 7fff	ffff ffff	
			 How many of you have a system with 128 TB? Some system support 57-bit virtual addresses, which would 64 PB
Unused Address Space			
			All user-processes share this portion of the address space. All
			Stacks
	0x0000 8000		• Heaps
	UXUUUU /III	IIII IIII	• Data
			• Code
User Address Space	128 TB		
			The first "page" is often reserved to prevent null-
		Contigurable	reterence errors.
	0x0000 0000	0000 <mark>1000</mark>	<pre>char *str = <zero for="" reason="" some="">;</zero></pre>
Reserved (Protection)	0x000 0000	0000 0000	str[15] = `a';

Another Form of Caching

- Similar in purpose to L1, L2, L3, etc. cache
- But now stored in RAM instead of on CPU
- Before: data block
- Now: page
- Before: evicting/updating (or swapping)
- Now: paging

Address Translation







Possibilities

Let's look at some good and bad possibilities

- Base-and-bound
- Segmentation
- Paging

Physical Memory 16 GB









Practice with Base-and-Bound

Assume that you are currently executing a process P with Base 0×1234 and Bound 0×100 .

• What is the physical address that corresponds to the virtual address 0x47?

• What is the physical address that corresponds to the virtual address 0x123?



Practice with Base-and-Bound

Assume that you are currently executing a process P with Base 0×1234 and Bound 0×100 .

• What is the physical address that corresponds to the virtual address 0x47?

PA = 0x127b

• What is the physical address that corresponds to the virtual address 0x123?

PA is invalid -> exception

Evaluating Base-and-Bound



 Isolation: don't want different process states collided in physical memory



• Efficiency: want fast reads/writes to memory



• Sharing: want option to overlap for communication



• Utilization: want best use of limited resource



• Virtualization: want to create illusion of more resources

Possibilities

Let's look at some good and bad possibilities

Base-and-bound

- Segmentation
- Paging

Physical Memory 16 GB





Offset gives byte address inside segment

35

PA = Base[Index] + Offset

Practice with Segmentation

Assume that you are currently executing a process P with the following segment table:



- What is the physical address that corresponds to the virtual address 0×001 ?
- What is the physical address that corresponds to the virtual address 0xD47?

Practice with Segmentation PA = Base[Index] + Offset

Assume that you are currently executing a process P with the following segment table:

Base	Bound	Permissions
0x4747	0x080	RW-
0x2424	0x040	RW-
0x0023	0x080	RW-
0x1000	0x200	R-X

VA: Index Offset

How many bits needed for the Index?

Offset > Bound[Index] or invalid access

• What is the physical address that corresponds to the virtual address 0×001 ?



• What is the physical address that corresponds to the virtual address $0 \times D47$?



Evaluating Segmentation

- Isolation: don't want different process states collided in physical memory
- Efficiency: want fast reads/writes to memory
- Sharing: want option to overlap for communication



• Utilization: want best use of limited resource



Virtualization: want to create illusion of more resources

Possibilities

Let's look at some good and bad possibilities

Base-and-bound



• Paging

Physical Memory 16 GB





Practice with Paging

PA = Frame[Page] +++ Offset

Assume that you are currently executing a process P with the following page table on a system with 16-byte pages:

	Page	Frame	Permissions	VA:	Page	Offset	
	0x17	0x47	RW-				l
Assume the page	0x16	0xF4	RW-	How many bits for the Page numb			
table is much bigger	0x15	NULL	RW-	How	many	bits for the (Offset?
	0x14	0x23	R-X				

- What is the physical address that corresponds to the virtual address 0×147 ?
- What is the physical address that corresponds to the virtual address $0 \times 16 E$?

Practice with Paging

PA = Frame[Page] +++ Offset

Assume that you are currently executing a process P with the following page table on a system with 16-byte pages:

	Page	Frame	Permissions	VA:	Page	Offset	
	0x17	0x47	RW-				
Assume the page	0x16	0xF4	RW-	How many bits for the Page numb			
table is much bigger	0x15	NULL	RW-	How	many	bits for the C	Offset?
	0x14	0x23	R-X				

• What is the physical address that corresponds to the virtual address 0×147 ? 00010100 0111 0x237

• What is the physical address that corresponds to the virtual address $0 \times 16 E$?

00010110 1110 0xF4E

Practice with Paging

PA = Frame[Page] +++ Offset

44

Assume that you are currently executing a process P with the following page table on a system with 16-byte pages: Physical Memory



Memory as a Cache

- Each page table entry has a valid bit
- For valid entries, frame indicates physical address of page in memory
- A page fault occurs when a program requests a page that is not currently in memory
 - takes time to handle, so context switch
 - evict another page in memory to make space (which one?)

MMU					
v	Frame	Permissions			
1	47	RW-			
0	NULL	RW-			
0	13	RW-			
1	42	R-X			
	:				

Page Replacement Algorithms

- Random: Pick any page to eject at random
 - Used mainly for comparison
- FIFO: The page brought in earliest is evicted
 - Ignores usage
- OPT: Belady's algorithm
 - Select page not used for longest time
- LRU: Evict page that hasn't been used for the longest
 - Past could be a good predictor of the future
- MRU: Evict the most recently used page
- LFU: Evict least frequently used page

More Paging Practice

PA = Frame[Page] +++ Offset

• Assume that you are currently executing a process P with the following page table on a system with 256-byte pages:

Page	valid	P Frame	Permissions
0×FA	1	0x47	R,W
0xF9	1	0x24	R,W
0xF8	0	NULL	R,W
0xF7	0	0x23	R , X

VA: Page Offset

How many bits for the Page number? How many bits for the Offset?

- What is the physical address that corresponds to the virtual address 0xF947?
- What is the physical address that corresponds to the virtual address 0xF700?

More Paging Practice

PA = Frame[Page] +++ Offset

• Assume that you are currently executing a process P with the following page table on a system with 256-byte pages:

Page	valid	P Frame	Permissions
0xFA	1	0x47	R,W
0xF9	1	0x24	R,W
0xF8	0	NULL	R,W
0xF7	0	0x23	R,X

 $0 \times F7$

VA: Page Offset

Page fault

 0×2300

How many bits for the Page number? How many bits for the Offset?

• What is the physical address that corresponds to the virtual address 0xF947?



• What is the physical address that corresponds to the virtual address 0xF700?

 0×00

Evaluating Paging



 Isolation: don't want different process states collided in physical memory



• Efficiency: want fast reads/writes to memory



• Sharing: want option to overlap for communication



• Utilization: want best use of limited resource



• Virtualization: want to create illusion of more resources