

# Cache


Introduction and Direct Mapped

# Drawing: Dynamic Memory

- Take three minutes to draw "heap" memory
- Some reminders
  - Implicit lists
  - Headers and footers
  - User (payload) pointers
  - Blocks and block pointers
  - Alignment









# The "Book" Cache Analogy


- You've decided to learn more about computer systems than is covered in this course.
- The library contains all the books you want, but you prefer to study at home.
- You have the following constraints:




Desk (can hold one book)



Library (can hold many books)




#### Life with Cache





## Caching Vocabulary

- Size: the total number of <u>bytes</u> that can be stored in the cache
- Cache Hit: the desired value is in the cache and quickly returned
- Hite rate: the fraction of accesses that are hits
- Hit time: the time to process a hit
- Cache Miss: the desired value is not in the cache and must be fetched elsewhere
- Miss rate: the fraction of accesses that are misses
- Miss penalty: the additional time to process a miss
- Average access time: hit-time + miss-rate \* miss-penalty




9






11




#### The CPU-Memory Gap



# Caching

- Keep some memory values nearby in fast memory
- Modern systems have 3 or even 4 levels of caches
- Cache idea is widely used:
  - Disk controllers
  - Webpage loading
  - (Virtual memory: main memory is a "cache" for the disk)

## Memory Hierarchy



15


# Latency numbers every programmer should know (2020)


L1 cache reference	1 ns	
Branch mispredict	3 ns	
L2 cache reference	4 ns	
Main memory reference	100 ns	
Memory 1MB sequential read	3,000 ns	3 µs
SSD random read	16,000 ns	16 µs
SSD 1MB sequential read	49,000 ns	49 µs
Magnetic Disk seek	2,000,000 ns	2 ms
Magnetic Disk 1MB sequential read	825,000 ns	825 µs
Round trip in Datacenter	500,000 ns	500 µs
Round trip CA<->Europe	150,000,000 ns	150 ms

# Caching Strategies

#### How should we decide which books to keep in the bookshelf? Alternatively

How should we decide which books to evict from the bookshelf?






#### Data references

- Reference array elements in succession.
- Reference variable sum each iteration.


#### Instruction references

- Reference instructions in sequence.
- Cycle through loop repeatedly.


#### Example Access Patterns



#### Example Access Patterns



#### Example Access Patterns




# Principle of Locality

Programs tend to use data and instructions with addresses near or equal to those they have used recently


#### **Temporal locality:**

• Recently referenced items are likely to be referenced again soon




#### Spatial locality:


 Items with nearby addresses tend to be referenced close together in time





#### 64-Bytes Memory


8-Bit CPU








































Direct-Mapped, Inclusive Cache




Direct-Mapped, Inclusive Cache



How do we know which value is in cache? Compare the tag.


### Cache Lines



Data block: cached data (i.e., copy of bytes from memory)

Tag: uniquely identifies the data is stored in the cache line

Valid bit: indicates whether the line contains meaningful information



Do the first two steps sound familiar?





# Example: Direct-mapped Cache

Assume: cache block size 8 bytes Assume: assume 8-bit machine

How many bits in address?

Address of data:





#### Address of data:

tag index offset

# Example: Direct-mapped Cache


Assume: cache block size 8 bytes Assume: assume 8-bit machine

How many bits in address?

Address of data:

1011 0100

How many bits for the index? How many bits for the offset? How many bits for the tag?



### Practice Interpreting Addresses

Consider the hex address  $0 \times A59$ . What are the tag, index, and offset for this address with each of the following cache configurations?

1. A direct-mapped cache with 8 cache lines and 8-byte data blocks

2. A direct-mapped cache with 16 cache lines and 4-byte data blocks


3. A direct-mapped cache with 16 cache lines and 8-byte data blocks

# Practice Interpreting Addresses


#### 1010 0101 1001

Consider the hex address  $0 \times A59$ . What are the tag, index, and offset for this address with each of the following cache configurations?

1. A direct-mapped cache with 8 cache lines and 8-byte data blocks



2. A direct-mapped cache with 16 cache lines and 4-byte data blocks




3. A direct-mapped cache with 16 cache lines and 8-byte data blocks

### Practice with Cache Indices

You have an array of 6 ints (4-bytes) at address  $0 \times 601940$ . Direct-mapped cache with 8 cache lines and 8-byte data blocks.

In which cache line would you find each of the 6 integers?



### Practice with Cache Indices


You have an array of 6 ints (4-bytes) at address  $0 \times 601940$ . Directmapped cache with 8 cache lines and 8-byte data blocks.

In which cache line would you find each of the 6 integers?


0x601940

Element	Address	Binary Address	Index	Offset
a[0]	0x601940	0100 0000	000	000
a[1]	0x601944	0100 0100	000	100
a[2]	0x601948	0100 1000	001	000
a[3]	0x60194c	0100 1100	001	100
a[4]	0x601950	0101 0000	010	000
a[5]	0x601954	0101 0100	010	100

## Practice with Direct-mapped Cache




How many bits for the offset? How many bits for the index?




Assume 4-byte data blocks

							Line	0		Line	1		Line	2		Line	3	
Binary	Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47	Time
0000 0000	rd 0x00	0000	00	00	m													
0000 0100	rd 0x04																	
0001 0100	rd 0x14																	
0000 0000	rd 0x00																	
0000 0100	rd 0x04																	
0001 0000	rd 0x14																	•

## Practice with Direct-mapped Cache







#### Assume 4-byte data blocks

							Line	0		Line	1		Line	2		Line	3	
Binary	Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47	Time
0000 0000	rd 0x00	0000	00	00	m	1	0000	13										
0000 0100	rd 0x04																	
0001 0100	rd 0x14																	
0000 0000	rd 0x00																	
0000 0100	rd 0x04																	
0001 0000	rd 0x14																	•

Only showing updates to the cache.

## Practice with Direct-mapped Cache






#### Assume 4-byte data blocks


							Line	0		Line	1		Line	2		Line	3	
Binary	Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47	Time
0000 0000	rd 0x00	0000	00	00	m	1	0000	13										
0000 0100	rd 0x04	0000	01	00	m				1	0000	14							
0001 0100	rd 0x14	0001	01	00	m				1	0001	18							
0000 0000	rd 0x00	0000	00	00	h													
0000 0100	rd 0x04	0000	01	00	m				1	0000	14							
0001 0000	rd 0x14	0001	01	00	m				1	0001	18							•

Only showing updates to the cache.

### More Practice with Direct-mapped Cache

Same memory and same code







#### Assume 8-byte data blocks

						L	ine 0		L	ine 1	
Access	tag	idx	off	h/m	0	0000	47	0			Time
rd 0x00											
rd 0x04											
rd 0x14											
rd 0x00											
rd 0x04											
rd 0x14											•

### More Practice with Direct-mapped Cache


Same memory and same code






#### Assume 8-byte data blocks

Access	tag	idx	off	h/m	
rd 0x00	0000	0	000	m	
rd 0x04	0000	0	100	h	
rd 0x14	0001	0	100	m	
rd 0x00	0000	0	000	m	
rd 0x04	0000	0	000	h	
rd 0x14	0001	0	000	m	




### More Practice with Direct-mapped Cache




# Alignment

- Modern process mostly allow *unaligned* data access
- Unaligned access: an n-byte piece of data with an address not divisible by n
- But most system programming languages still align all data for performance reasons (it matters less now than it used to)




# Alignment

- Modern process mostly allow *unaligned* data access
- Unaligned access: an n-byte piece of data with an address not divisible by n
- But most system programming languages still align all data for performance reasons (it matters less now than it used to)



field1			
	field	2	
field3			
field1			
	field	2	
field3			
field1			
	field	2	
field3			
field1			
	field	2	
field3			
	64-hits wi	de	



# Cache and Alignment

Assume: cache block size 8 bytes Assume: assume 8-bit machine

#### How many bits in address?


Address of data:




tag

#### 1011 0100

How many bits for the index? How many bits for the offset? How many bits for the tag?





# Cache and Alignment

Assume: cache block size 8 bytes Assume: assume 8-bit machine

#### How many bits in address?


Address of data:



tag

#### 1011 0100

How many bits for the index? How many bits for the offset? How many bits for the tag?



List of Cache Lines

