

Lecture 14: Caches

CS 105


Life without caches

- You decide that you want to learn more about computer systems than is covered in this course
- The library contains all the books you could possibly want, but you don't like to study in libraries, you prefer to study at home.
- You have the following constraints:






Life without caches



- Average latency to access a book: 40mins
- Average throughput (incl. reading time):

1.2 books/hr


Life with caching





- Average latency to access a book: <20mins
- Average throughput (incl. reading time): ~2 books/hr


Caching—The Vocabulary

- Size: the total number of bytes that can be stored in the cache
- Cache Hit: the desired value is in the cache and returned quickly
- Cache Miss: the desired value is not in the cache and must be fetched from a more distant cache (or ultimately from main memory)











The CPU-Memory Gap



Caching—The Very Idea

- Keep some memory values nearby in fast memory
- Modern systems have 3 or even 4 levels of caches
- Cache idea is widely used:
 - Disk controllers
 - Web
 - (Virtual memory: main memory is a "cache" for the disk)

Memory Hierarchy




Latency numbers every programmer should know (2020)

L1 cache reference	1 ns	
Branch mispredict	3 ns	
L2 cache reference	4 ns	
Main memory reference	100 ns	
memory 1MB sequential read	3,000 ns	3 µs
SSD random read	16,000 ns	16 µs
SSD 1MB sequential read	49,000 ns	49 µs
Magnetic Disk seek	2,000,000 ns	2 ms
Magnetic Disk 1MB sequential read	825,000 ns	825 µs
Round trip in Datacenter	500,000 ns	500 µs
Round trip CA<->Europe	150,000,000 ns	150 ms

Exercise 1: Caching Strategies

How should we decide which books to keep in the bookshelf?



Example Access Patterns

```
int sum = 0;
for (int i = 0; i < n; i++) {
    sum += a[i];
}
return sum;</pre>
```


Data references

- Reference array elements in succession.
- Reference variable sum each iteration.

Instruction references

- Reference instructions in sequence.
- Cycle through loop repeatedly.


Example Access Patterns




Principle of Locality

Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:






Spatial locality:


 Items with nearby addresses tend to be referenced close together in time



Cache Lines



- data block: cached data (i.e., copy of bytes from memory)
- tag: uniquely identifies which data is stored in the cache line
- valid bit: indicates whether the line contains meaningful information




Do the first two steps sound familiar?

Example: Direct-mapped Cache

Assume: cache block size 8 bytes


Assume: assume 8-bit machine



Example: Direct-mapped Cache

Assume: cache block size 8 bytes

Assume: assume 8-bit machine



Exercise 2: Interpreting Addresses

Consider the hex address 0xA59. What would be the tag, index, and offset for this address with each of the following cache configurations?

- A direct-mapped cache with 8 cache lines and 8-byte data blocks
- 2. A direct-mapped cache with 16 cache lines and 4-byte data blocks
- A direct-mapped cache with 16 cache lines and 8-byte data blocks

Exercise 2: Interpreting Addresses

Consider the hex address 0xA59. What would be the tag, index, and offset for this address with each of the following cache configurations?

1010 0101 1001

- 1. A direct-mapped cache with 8 cache lines and 8-byte data blocks

 101001 011 001
- 2. A direct-mapped cache with 16 cache lines and 4-byte data blocks

 101001 0110 01
- 3. A direct-mapped cache with 16 cache lines and 8-byte data blocks

 10100 1011 001

Exercise 3: Cache Indices

Assume you have an array of 6 integers a that begins at address 0x601940. Assume you are running on a machine that has a direct-mapped cache with 8 cache lines and 8-byte data blocks. Which cache line would each of the 6 integers be stored in when it is in cache?



Exercise 3: Cache Indices

• Assume you have an array of 6 integers a that begins at address 0x601940. Assume you are running on a machine that has a direct-mapped cache with 8 cache lines and 8-byte data blocks. Which cache line would each of the 6 integers be stored in when it is in cache?

0x6019	40			
[

Element	Address	Binary Address	Index	Offset
a[0]	0x601940	0100 0000	000	000
a[1]	0x601944	0100 0100	000	100
a[2]	0x601948	0100 1000	001	000
a[3]	0x60194c	0100 1100	001	100
a[4]	0x601950	0101 0000	010	000
a[5]	0x601954	0101 0100	010	100

Exercise 4: Direct-mapped Cache

Memory								
0x14	18							
0x10	17							
0x0c	16							
0x08	15							
0×04	14							
0x00	13							

Assume 4-byte data blocks

						Lille	U		Lille			Lille	_		Lille	3
Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47
rd 0x00	0000	00	00	m												
rd 0x04																
rd 0x14																
rd 0x00																
rd 0x04																
rd 0x14																

Exercise 4: Direct-mapped Cache


Memory								
0x14	18							
0x10	17							
0x0c	16							
0x08	15							
0×04	14							
0x00	13							

Cacne										
	Valid Tag	Data Block								
Line 0										
Line 1										
Line 2										
Line 3										

Assume 4-byte data blocks

						Line 0		Line 0 Line 1			Line 2			Line 3		
Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47
rd 0x00	0000	00	00	m	1	0000	13									
rd 0x04																
rd 0x14																
rd 0x00																
rd 0x04																
rd 0x14																

Exercise 4: Direct-mapped Cache




Cache									
	Valid Tag	Data Block							
Line 0									
Line 1									
Line 2									
Line 3									

Assume 4-byte data blocks

						Line	U		Line	1		Line 2		Line 3		3
Access	tag	idx	off	h/m	0	0000	47	0	0000	47	0	0000	47	0	0000	47
rd 0x00	0000	00	00	m	1	0000	13									
rd 0x04	0000	01	00	m				1	0000	14						
rd 0x14	0001	01	00	m				1	0001	18						
rd 0x00	0000	00	00	h												
rd 0x04	0000	01	00	m				1	0000	14						
rd 0x14	0001	01	00	m				1	0001	18						

Exercise 5: Direct-mapped Cache

IVI	iviemory								
0x14	18								
0x10	17								
0x0c	16								
80x0	15								
0x04	14								
0x00	13								



Assume 8-byte data blocks

Access	tag	idx	off	h/m
rd 0x00				
rd 0x04				
rd 0x14				
rd 0x00				
rd 0x04				
rd 0x14				

Line 0			Line 1				
0	0000	47	48	0	0000	47	48

Exercise 5: Direct-mapped Cache

wemory					
0x14	18				
0x10	17				
0x0c	16				
80x0	15				
0x04	14				
0x00	13				

Valid Tag Data Block Line 0 Line 1

Assume 8-byte data blocks

Access	tag	idx	off	h/m
rd 0x00	0000	0	000	m
rd 0x04	0000	0	100	h
rd 0x14	0001	0	100	m
rd 0x00	0000	0	000	m
rd 0x04	0000	0	000	h
rd 0x14	0001	0	000	m

Line 0				Line 1			
0	0000	47	48	0	0000	47	48
1	0000	13	14				
1	0001	17	18				
1	0000	13	14				
1	0001	17	18				

Exercise 5: Direct-mapped Cache

